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SINGLE EVENT LA TCHUP PROTECTION OF INTEGRA TED CIRCUITS
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4031 Sorrento Valley Blvd., San Diego, California, USA
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Abstract. This paper will report the test results from the development of the single event latchup protection circuitry
(referred to as Space Electronics Inc.'s (SEI's) LPyrn technology) for several integrated circuits which are known to
latchup at unacceptably low LET energies for space applications. Two devices were evaluated with LP'PM; the
ADS7805 16 bit analog to digital converter and the GF10OO9 FPGA (Gatefield's 9000 gate flash programmable gate
array).
I.

Introduction

Many commercially available advanced
technology CMOS and bipolar integrated circuits are
latchup susceptible to single event effects caused by
heavy ions or protons from cosmic rays or solar flares
making them unsuitable for satellite applications.
Remanufacturing the integrated circuits on an
inherently SEL immune process has been an expensive
and technically difficult option as is the alternate option
of incorporating latchup protection and recovery
circuitry in the spacecraft system electronics.
Space Electronics Inc. has developed several
different circuits which provide protection and recovery
of integrated circuits known to exhibit single event
induced latchup. These circuits are integrated within
the same package as the susceptible integrated circuit
using MCM and modem packaging technology
resulting in a device level solution providing minimum
cost and minimum impact on the system.
The LPTTM circuit was designed to provide the
following features to protect and recover the
susceptible integrated circuit device:
a.
Provide current limiting to the device.
b.
Detect the increase in current during the SEL
event above a preset threshold.
c.
Force a shutdown of the protected device
when the threshold is exceeded.
d.
Hold the device in the shut down mode for a
preset time interval.
e.
Return the device supply voltage to its original
operating level.
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The LPTTM circuitry (patent pending) has the
potential to be applied to a wide variety of susceptible
devices. The specific implementation details such as
current latchup protection threshold and supply off time
are determined by characterization of the susceptible
devices at a heavy ion facility. The LPTTM device
impacts a satellite component system by converting a
Single Event Latchup (SEL) into a recoverable event.
Using mission specific or orbit radiation data,
recoverable event rates can be calculated. The rate and
number of these recoverable events is dependent on the
fluence, energy, and species of radiation encountered
by the device during the particular mission[l].
II. LPTTM Circuit
The first device selected for latchup protection
was the ADS7805. The preliminary circuit design and
analysis was based on protecting the ADS7805 device,
which is susceptible to SEL at low Linear Energy
Transfer (LET) levels.
The ADS7805 integrated circuit draws current
from an analog and digital supply pin. The LPTTM
circuit must sense the current into the supply pins and
when the latchup current threshold is exceeded, remove
the supply voltage from the latched device. During the
time that the supply voltage is removed from the
device, the supply current draw will come exclusively
from the LPTTM circuit. After a set time interval
required for the latchup to clear, the LPTTM circuit
reapplies the supply voltage to the device and normal
operation is restored.
Figure 2 shows the supply current with and
without a protection circuit during a single event
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latchup. The LPTTM circuit will have a latchup current
threshold, IThreshold, an activation delay time, tD, and
recovery time, tREe, as shown in figure 2 (b).
The
LPTTM circuit is activated when the supply current
exceeds the IThreshold value, the supply current is turned
off (grounded) within time tD after IThreshold is reached.
The device is off for time period tREe. This can be
compared with the unprotected latchup supply current
response shown in figure 2(a) where the normal
operating current rises to the latch up current in
response to a single event latchup.

'----t---,........-~--:>

III. Validation Test Results
Both LPTTM circuit types were tested at the
JPL Californium-252 source.
Additionally, two
different comparators devices were tested in the
comparator circuit. One comparator exhibited higher
speed with higher power, while the second comparator
exhibited lower speed and significantly lower power.

The test circuit consisted of a breadboard of
each LPTTM circuit type, a de-lidded ADS7805 (the
target of the radiation), and a 16 bit digital to analog
converter circuit which provided a composite monitor
lo~~ tREe ~
of the ADS7805 parallel data output. The status signal
!ypicoI- SOos
was used to trigger a digital storage scope set to capture
the supply current response and the composite monitor
response. A full scale sinusoidal input signal was
provided to the ADS7805 during all testing, and the
composite output was continuously monitored by a
""" '----j---------~ ~MM for loss of functional operation.

(a) unprotected
(b) protected circuit
Figure 2 Supply current waveforms
Two types of circuits were designed to protect
and recover the ADS7805 from SEL. The primary
components of the first circuit were a dual comparator
and a logic level P channel MOSFET. One comparator
was used to detect when the latchup current threshold
was exceeded and provide a limited duration control
pulse when this occurred. The second comparator
provided a status output to indicate to the system that
latchup had been detected and power was removed
from the ADS7805.
The logic level P channel
MOSFET was used as a high side power switch to the
ADS7805.
The second circuit used a specialized
integrated circuit, the LTCI153 Auto Reset Electronic
Circuit Breaker, available from Linear Technologies,
Inc. (2] along with an N channel MOSFET. The
LTCI153 provided latchup threshold detection, gate
drive to the MOSFET including timed shutoff and
status output to the system. The N-Channel MOSFET
was operated as a high side power switch to the
ADS7805.
In both LPTTM circuits, the analog and digital
supply inputs to the device were tied together through a
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low value current sense resistor and powered by a
single supply input.

The test results from the JPL Californium-252
test are shown in table I. The fragments from the
Californium source exhibit an LET of -42 MeVcm2/mg.
Latchup protection and recovery was
demonstrated for both circuit types over a range of
input conditions, LPTTM delay and recovery times.
Note that under one test condition latchup
recovery did not occur. This was due to the applied
voltages and related current limiting on the digital input
pins to the ADS7805. The first condition occurred
with the CS, RIC, and BYTE signals tied to +5V (chip
not selected) each through a 91 Ohm series resistor.
When the resistors were increased to 511 Ohms,
latchup recovery occurred. Values between 91 and 511
Ohms were not tested. This result showed that not only
does the supply voltage have to be removed, but the
inputs must be carefully considered to assure that
backdriving the supply through input pins does not
sustain the latch up.
Subsequent testing of the LPTTM circuitry was
performed at Texas A&M University cyclotron. The
primary concern of this testing was to determine if there
were any latchup modes that were not exhibited with
the limited LET characterization available from the
Californium-252 source. Since the main concern of
this test was the SEL response of the ADS7805, only
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the LTC1153 based circuit was tested. The results of
this testing are summarized in table 2. The LPTTM
circuit successfully recovered the ADS7805 from all
SELs over an LET range of 14 80 MeV-cm2/mg.
Additionally, this testing bounded the SEL threshold of
the ADS7805 between 9.9 and 14 MeV-cm 2/mg.
Figure 3 shows the LPTTM operation in response to a
single event latchup. Curve (a) shows the latchup
current occurring and then the supply is cycled off then
on. The current spike at turn-on is due to the high
dV/dt driving the decoupling capacitance on the
ADS7805 supply pins. Figure 3b shows the effect of
the LPT protection and recovery on the ADS7805
output.

Figure 3
7803LP response to to Single Event Latchup
50 j..I.S LPT recovery time

1)~

Figure a (channel

is 1"'01'.1. !SOQmVJDiv

Figure b (channel 2) .is V ovr• 5 VlDiv
all chaJUleis are 50 j.tS/Div

No destructive functional failures of any of the
ADS7805 devices tested occurred during either
radiation or flash testing.

Table 1: LPfTM Test Results at JPL Californium-252 Source

LTC 1153
Slow

Com arator
Fast
Com arator
Fast
Com arator
Fast
Com arator

Operation

Series Rs
(Ohm)

Latchup
Current (rnA)

Recovery

Normal
Normal

132
113

19
15

159-133
159-133

Yes
Yes

42

15

159-133

No

42

1000

15

159-133

Yes

2.5

42

All Inputs
Hi h
Normal

511

1.5

159-133

Yes

2.5

42

511

1.5

159-133

Yes

2.5

42

Normal

511

1.5

159-133

Yes

45 Ils

42

Table 2: LP'PM Test Results at Texas A&M University Cyclotron
LPT
Circuit
LTC 1153
LTC 1153
LTC 1153
LTC 1153
LTC 1153
LTC 1153
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Operation

Normal
Normal
Normal
Normal
Normal
Normal

Series
Rs
(Ohm)
lk
lk
lk
lk
lk
Ik

tD
(Ils)

Latchup
Current

Recovery

TREe
(ms)

LET Mev-cm2/mg

nla
nla

2.5
2.5

7
9.9
14
40
56.6
80

(rnA)

19
19
19

t#

None
None
267
146 - 267
146 - 267
146 - 267

~
Yes
Yes

2.5
2.5

11 th AIAAlUSU Conference on Small Satellites

IV. Implementation On Susceptable Devices
Since the operating and latchup currents vary
for different devices each device needs to be
characterized for these parameters before an LPTTM can
be designed for that particular device.
The
characterization of two such devices are described
below.

B. Gatefield GFlOO09 FPGA Testing
The Gatefield 9000 gate FPGA was tested at
Texas A&M's cyclotron and Berkeley National
Laboratories 88 inch cyclotron. The device was tested
to characterize the latchup current for incorporation in
a latchup protected device.
SEL Response of Galefield GF_1CI55 FP(lAs

A. ADS780S Testing
Test results, as reported in JPL's radiation
effects database (3] from a Brookhaven National
Laboratory (BNL) heavy ion test conducted on 12/6/94,
bounded SEL threshold for the ADS7805 below 38
2
Me V -cm /mg. This threshold level created a high
probability of latchup in a space environment, making
this device unsuitable for space applications. The
latchup current level from the BNL test was not
reported. Typical operating current of the ADS7805 is
specified as 16.3 rnA for both the analog and digital 5V
supply. The maximum specified operating current [4]
for the device is 20 rnA.
An interesting characteristic of the ADS7805
die was that latchup could be induced with a high
intensity light source. We were able to trigger latchup
by exposing de-lidded devices to the flash from a
35mm camera flash bulb. Typical peak photoelectric
currents were measured on the supply inputs at -650
rnA with a duration of 2 ms. After the flash induced
current dissipated, the device latch up current was
measured to be 110 rnA. This latchup characteristic of
the ADS7805 was used to electrically test and debug
the LPTTM circuits during development and prior to
radiation exposure.
Heavy ion characterization and validation of
the ADS7805 with the LPTTM circuitry was performed
using the Jet Propulsion Laboratories (JPL)
Californium -252 source at Pasadena CA and also using
the Texas A&M University Cyclotron facility. Latchup
protection and recovery of the ADS7805 was
demonstrated at both of these facilities. Peak latchup
current was measured between 146 and 267 rnA and
device recovery was shown with supply off times of 45
J.l.sec and 2.5 msec. Additional validation testing was
performed by NASA Goddard Space Flight Center(5].
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Figure 4. Cross Section vs. LET energy for the
Gatefield 9000 gate FPGA.
The latchup cross section versus Linear
Energy Transfer (LET) energy is plotted in figure 4.
A wide variation in single event related current
transients were observed. Typical latchup current was
in the range of 300rnA to 800rnA, however some heavy
ion induced current increases were as high as 3.5 A and
as low as 50 rnA. Test circuit functionality was
maintained at the low current levels, however, full
FPGA functionality was not monitored. Space
Electronics Inc. is currently investigating the heavy ion
response and the final design SEL detection threshold
has not been set at this time.
V. Productization
The ADS7805 LPTTM circuit has been
developed into a multi-chip module referred to as the
7805RPLP. This device has the same footprint as the
ADS7805 with some modification of the pin functions.
The separate supplies are replaced by a single VS
input. The ADS7805 common supply pin is made
available for adding board level decouplmg
capacitance. The status output replaces the byte input
which is internally grounded in the MCM. Care must
be taken in the application not to backdrive the device
when the status output is active. The latchup current
threshold has been set typically at 80 rnA with a
recovery time of 50 microseconds.
11 th AIAAIUSU Conference on Small Satellites
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The 7805RPLP is packaged using SEI's RADPAK® packaging technology. This packaging provides
shielding of the internal devices from total dose
radiation thereby enhancing their total dose hardness.
Total dose enhancement is required for both the
ADS7805 and the LPTfM components.

Gatefield 9000 gate FPGA which exhibit complex SEE
effects are being investigated by SEI.
This technology can be applied to a wide
range of devices in order to provide new options for the
use of commercially developed, leading edge
technology components in a space environment.
VII. Acknowledgments

Important considerations for the design of latchup
protected devices include:
1) Cycling power alone is not sufficient to
return the device from a latched state,
since the inputs may require current
voltage limiting for the latchup protection
circuit to work properly.
2) Each device needs to be validated at a
heavy ion source to properly set the SEL
current detection threshold and properly
assess heavy ion response and recovery
characteristics.
3) Microlatching can make protecting a
circuit more difficult. If the microlatch
current is close to the operating current of
the device, the LPTTM is not a solution for
latchup. If the device is susceptible to
micro latch , the micro latch current will
need to be characterized for the device.
4) During Single Event Testing (SEE)
devices are also susceptible to Total
Ionizing Dose (TID). Devices with low
TID levels may experience an increase in
supply current from the TID. This can
also pose a problem for actual space
applications.
The latchup detection
threshold level for these devices must be
set at levels consistent with the supply
current increase caused by TID.
With proper characterization and design, sensItIve
devices can be protected at the package level from
single event latch ups.
Devices which previously were unsuitable for
space applications based on their single event latchup
threshold characteristics can now be used in a space
environment using SEI's LPTTM technology. This
technology has been demonstrated for the ADS7805 16
bit analog to digital converter and a product designed
for the space environment is available. The application
of latchup protection to other devices such as the
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